01先进可测式设计

Provides a complete DFT solution including RAM/ROM BIST, DC/AC Scan, Logic BIST, ATPG, and boundary scan (JTAG) to achieve high test coverage.

02物理后端设计

Delivers final chip layouts with competitive turnaround time (TAT) through optimization and enhancement of customer designs.